The DTM Host / Network Interface — Hardware Overview, Software Design and Protocol Layering

نویسندگان

  • Markus Hidell
  • Bengt Ahlgren
چکیده

The DTM host/network adapter uses a dual-ported shared buffer memory on the interface board as in the Van Jacobson “Witless” interface [9]. The host operating system, SunOS, performs all protocol processing in the shared buffer memory and can therefore minimize the number of times data have to be transferred over the host system bus. We give an overview of the DTM host/network adapter hardware design emphasizing on the software visible parts. These parts include the dual-ported shared memory, the interrupt mechanism, control and status registers, and the FIFO queues used for managing buffers in the shared memory. The software controlling the hardware adapter constitutes a network interface driver in the SunOS operating system kernel. This driver implements the DTM service specification [7]. We describe how the adapter is managed by the driver and the operating system. In particular, we describe the modifications to the buffer system (mbufs) and socket layer that is necessary to use the on-board buffer memory in an efficient way. One modification for out-bound data is that the socket layer must know which particular network interface the data is destined for, at the time when the data is copied from the user application buffers into the mbuf buffers, so that the mbufs can be allocated in the on-board memory. We also describe the protocol layering on top of DTM and the design of the socket application interface to the DTM packet service. We introduce a DTM “link layer” protocol for addressing and encapsulating IP and other higher level protocols. Markus Hidell [email protected] Telecommunication System Laboratory Dept. of Teleinformatics Royal Institute of Technology S 164 40 KISTA Sweden Bengt Ahlgren [email protected] Swedish Institute of Computer Science Box 1263 S 164 28 KISTA Sweden

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Host Interfacing and Connection Management in the DTM Gigabit Network

The thesis is logically divided in two parts; one part discusses host interfacing to high-speed networks and the other focuses on connection establishment and resource reservation in DTM gigabit networks. An important problem posed by high-speed networks available today is the inability to provide the high bandwidth of the transmission media to an application. This thesis discusses how to avoid...

متن کامل

Supporting the Internet Protocols in a High Performance Real-Time Network

This licentiate thesis presents a method for using a high performance network based on circuit switching as a new link level technology for the Internet. The network is called Dynamic synchronous Transfer Mode, DTM, which provides a service based on simplex multirate channels. DTM uses resource reservation and synchronous switching, which gives good real-time support. These features make DTM we...

متن کامل

The END : Exploring QoS Issues in Adapter

A new class of applications with stringent quality of service (QoS) requirements on communication (e.g., bandwidth, delay) are being made possible by the advent of high-speed networks. End-to-end communication performance is largely determined by a variety of factors, such as the underlying network technology, the end-host operating system, and the interface between the host and the network. As...

متن کامل

Hardware/Software Organization of a High-Performance ATM Host Interface

Concurrent increases in network bandwidths and processor speeds have created a performance bottleneck at the workstation-to-network host interface . This is especially true for BISDN networks where the fixed length ATM cell is mismatched with application requirements for data transfer; a successful hardware/software architecture will resolve such differences and offer high end-to-end performanc...

متن کامل

Hardware in the Loop from the MATLAB/Simulink Environment

This white paper describes the tools, design flow, and verification of systems using Altera® FPGAs. It discusses the techniques of software simulation and hardware testing, and the challenges associated with them. This paper also describes the advantages of using the Hardware in the Loop (HIL) tool, which is part of Altera’s software tools, to simplify software simulation and hardware testing i...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993